Vlsi Design of Low Transition Low Power Test Pattern Generator Using Fault Coverage Circuits
نویسندگان
چکیده
Now a day’s highly integrated multi layer board with IC’s is virtually impossible to be accessed physically for testing. The major problem detected during testing a circuit includes test generation and gate to I/O pin problems. In design of any circuit, consuming low power and less hardware utilization is an important design parameter. Therefore reliable testing methods are introduced which reduces the cost of the hardware required and also power consumed by the device. In this project a new fault coverage test pattern generator is generated using a linear feedback shift register called FC-LFSR which can perform fault analysis and reduces the total power of the circuit. In this test, it generates three intermediate patterns between the random patterns which reduces the transitional activities of primary inputs so that the switching activities inside the circuit under test will be reduced. The test patterns generated are applied to c17 benchmark circuit, whose results with fault coverage of the circuit being tested. The simulation for this design is performed using Xilinx ISE software using Verilog hardware description language.
منابع مشابه
A Modernistic Approach to Design Fault Tolerant Circuit Using LP-LFSR with Low Power Dissipation
The aim of testing of VLSI circuits is high-quality screening of the circuits by targeting performance related faults. A low hardware overhead test pattern generator (TPG) for scan based BIST that can detect the any faults in the circuit under test and analyze their response .It is a new fault coverage test pattern generator using a liner feedback shift register (LFSR) called FC-LFSR can perfor...
متن کاملVLSI Implementation of Low Power Decompressor Using PRESTO Generator
This paper deals with a low-power programmable (PRESTO) generator for creating pseudo-random test patterns with desired toggling levels and improved fault coverage versus the state-of-the-art built in self test (BIST) based pseudorandom test pattern generator. A PRESTO generator involves a linear finite state machine (linear feedback shift register or a ring generator) and an auxiliary circuit ...
متن کاملTest Power Reduction by Simultaneous Don’t Care Filling and Ordering of Test Patterns Considering Pattern Dependency
Estimating and minimizing the maximum power dissipation during testing is an important task in VLSI circuit realization since the power value affects the reliability of the circuits. Therefore during testing a methodology should be adopted to minimize power consumption. Test patterns generated with –D 1 option of ATALANTA contains don’t care bits (x bits). By suitable filling of don’t cares can...
متن کاملDesign of Low Power TPG with LP-LFSR
-This paper presents a novel test pattern generator which is more suitable for built in self test (BIST) structures used for testing of VLSI circuits. The objective of the BIST is to reduce power dissipation without affecting the fault coverage. The proposed test pattern generator reduces the switching activity among the test patterns at the most. In this approach, the single input change patte...
متن کاملA Modified Clock Scheme for a Low Power BIST Test Pattern Generator
In this paper, we present a new low power BIST test pattern generator that provides test vectors which can reduce the switching activity during test operation. The proposed low power/energy BIST technique is based on a modified clock scheme for the TPG and the clock tree feeding the TPG. Numerous advantages can be found in applying such a technique. The fault coverage and the test time are roug...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2015